



# UNITED STATES PATENT AND TRADEMARK OFFICE

99  
UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
|-----------------|-------------|----------------------|---------------------|------------------|

09/880,734

06/12/2001

Andrew Crosland

015114-053500US

4950

26059

7590

07/14/2006

TOWNSEND AND TOWNSEND AND CREW LLP/ 015114  
TWO EMBARCADERO CENTER  
8TH FLOOR  
SAN FRANCISCO, CA 94111-3834

EXAMINER

CHEN, TSE W

ART UNIT

PAPER NUMBER

2116

DATE MAILED: 07/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/880,734

Applicant(s)

CROSLAND ET AL.

Examiner

Tse Chen

Art Unit

2116

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 19 June 2006.  
2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-7, 10-15, 44 and 46-54 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
6) ☒ Claim(s) 1-7, 10-15, 44 and 46-54 is/are rejected.  
7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.  
10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.  
4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_.  
5) ☐ Notice of Informal Patent Application (PTO-152)  
6) ☐ Other: \_\_\_\_\_.

### **DETAILED ACTION**

1. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment dated June 19, 2006.

2. Claims 1-7, 10-15, 44, 46-54 are presented for examination.

#### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 1-2, 4-5, 7, 10-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Van de Steeg et al., US Patent 5479618, hereinafter Steeg, in view of May et al. US Patent 6414368, hereinafter May, and Yokouchi et al., US Patent 4796211, hereinafter Yokouchi.

5. In re claim 1, Steeg discloses a method of operating a programmable logic integrated circuit [37] comprising:

- Loading an initial value [data] in a count register that is part of a watchdog timer circuit [60] of the programmable logic integrated circuit [col.6, ll.17-27, ll.47-67; col.8, ll.49-59].
- Upon receiving a triggered signal [reset/clear] output in a reset logic block [fault logic circuit 78] on the programmable logic integrated circuit, causing reloading of configuration data from an external source [prom 25] into the programmable logic integrated circuit [col.3, ll.28-53; col.8, ll.49-59; col.9, ll.54; col.9, ll.36-54].

Art Unit: 2116

6. Steeg did not disclose integrating the circuit components [i.e., 60, 29, 37 with isolation interface] on a single die and did not discuss the details of the watchdog timer.

7. Examiner had taken Official Notice that it is well known in the art to incorporate a watchdog timer into a programmable logic integrated circuit [Steeg: fig.4; watchdog timer 60 on plc 29] in order to reduce cost associated with an extra external component of watchdog timer.

8. May discloses a method of operating a programmable logic integrated circuit comprising a circuit [e.g., watchdog timer] integrated as part of a programmable logic integrated circuit disposed on a single die [col.40, ll.1-41, l.61 col.41, l.6; col.42, l.43 – col.43, l.3; circuit components including the isolation interface integrated on a single die].

9. Yokouchi discloses a method of operating a programmable logic integrated circuit [cpu] comprising [col.1, ll.21-35]:

- Clocking a count register [counter] to advance the count register to a next value with each clock [counter advances in sync with the clocking that drives cpu execution] [col.1, ll.21-35].
- Periodically reloading the count register with an initial value [preset], wherein the reloading is caused by receiving a first magic value [1eH] that configures the watchdog timer circuit to respond to a second magic value [e1H] that is different from the first magic value, wherein after receiving the first magic value, upon receiving the second magic value, resetting the watchdog timer circuit to the initial value [col.1, ll.36-50; combination of data written for resetting].

Art Unit: 2116

- When the stored count value held in the count register that is a part of the watchdog timer circuit reaches a final value [expiration], asserting a triggered signal output [interrupt] [col.1, ll.21-35].

10. It would have been obvious to one of ordinary skill in the art, having the teachings of May, Steeg and Yokouchi before him at the time the invention was made, to integrate the circuit components of Steeg [e.g., 60, 29, 37 with isolation interface] onto a single die as taught by May in order to minimize the area required for integrated components [May: col.39, ll.53-67]; and to use the watch dog timer taught by Yokouchi for the programmable logic integrated circuit disclosed by Steeg as the watchdog timer taught by Yokouchi is a well known device suitable for use as the watchdog timer of Steeg. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to counter against problems associated with external noise, aging, etc. [Yokouchi: col.1, ll.6-13; May: col.39, ll.53-67].

11. As to claim 2, Steeg discloses the method wherein the external source is a nonvolatile memory [prom 25].

12. As to claim 4, Yokouchi discloses the method wherein the final value causes an overflow condition for the count register that is a part of the watchdog timer circuit [col.1, ll.21-35; no preset causes overflow of a final value].

13. As to claim 5, Yokouchi discloses the method wherein the watchdog timer circuit increments the stored count values at each clock pulse [col.1, ll.36-47; start counting from 0].

14. As to claim 7, Yokouchi discloses the method wherein periodically reloading the count register comprises:

Art Unit: 2116

- Writing the first magic value into a reload register [16 bit up-counter] that is a part of the watchdog timer circuit [col.1, ll.36-47].
- When the first magic value is received in the reload register, resetting [initialized] the count register of the watchdog timer circuit to the initial value [col.1, ll.36-47].

15. As to claim 10, Steeg discloses the method comprising using the configuration data to configure an embedded processor portion [plc 29] and a programmable logic portion [plc 37] on the programmable logic integrated circuit [col.3, ll.28-53].

16. As to claim 11, Yokouchi discloses the method wherein to avoid asserting the triggered signal output, a periodic reload of the watchdog timer circuit should be performed during a timer period it takes the watchdog timer circuit to count from the initial value to the final value [col.1, ll.21-54].

17. As to claim 12, Yokouchi discloses the method wherein the period is less than about two minutes [e.g., 16 ms] [col.1, ll.36-47].

18. As to claim 13, Yokouchi discloses the method wherein the time period depends on clock frequency used to clock the watchdog timer circuit [col.1, ll.36-47; 16 ms at 12 Mhz].

19. As to claim 14, Yokouchi discloses the method wherein the initial value is 0 [col.1, ll.36-47]. The Examiner had taken Official Notice that it is well known in the art to have the final value that is a maximum count value permitted by the count register.

20. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over May, Yokouchi and Steeg as applied to claim 1 above, and further in view of Harris et al., US Patent 6505341, hereinafter Harris.

Art Unit: 2116

21. In re claim 3, May, Yokouchi and Steeg disclose each and every limitation of the claim as discussed above in reference to claim 1. May, Yokouchi and Steeg did not disclose explicitly that the external source is a serial EPROM.

22. Harris discloses a method of operating a programmable logic integrated circuit [unit] [abstract] comprising an external source that is a serial EPROM [108] [fig.2; col.9, ll.57-65].

23. It would have been obvious to one of ordinary skill in the art, having the teachings of Harris, May, Yokouchi and Steeg before him at the time the invention was made, to use the serial EPROM taught by Harris for the external source disclosed by May, Yokouchi and Steeg as the serial EPROM taught by Harris is a well known device suitable for use as the external source of May, Yokouchi and Steeg. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to store configuration information [Harris: col.9, ll.57-65].

24. Claims 6 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over May, Yokouchi and Steeg as applied to claim 1 above, and further in view of Frisch, US Patent 5721828.

25. May, Yokouchi and Steeg disclose each and every limitation of the claim as discussed above in reference to claim 1. May, Yokouchi and Steeg did not disclose decrementing the stored count or that the count register comprises 32 bits.

26. In re claim 6, Frisch discloses a method comprising a timer circuit [timer] that decrements the stored count value [col.28, ll.19-31].

27. It would have been obvious to one of ordinary skill in the art, having the teachings of Frisch, May, Yokouchi and Steeg before him at the time the invention was made, to use the timer

Art Unit: 2116

circuit that decrements the stored count value taught by Frisch for the timer circuit disclosed by May, Yokouchi and Steeg as the timer circuit taught by Frisch is a well known timer suitable for use as the timer circuit of May, Yokouchi and Steeg. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to time an event [e.g., interrupt] [Frisch: col.28, ll.15-22].

28. In re claim 15, Frisch discloses a method comprising a count register [counter register] that comprises 32 bits [col.27, ll.60-63; col.28, ll.28-31].

29. It would have been obvious to one of ordinary skill in the art, having the teachings of Frisch, Steeg and Yokouchi before him at the time the invention was made, to use the count register that comprises 32 bits taught by Frisch with the programmable logic circuit disclosed by Steeg and Yokouchi as the count register taught by Frisch is a well known count register suitable for use with the programmable logic circuit of Steeg and Yokouchi. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to hold the count value [Frisch: col.27, l. 60 – col.28, l.8].

30. Claims 44, 46-51, and 53 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yokouchi, in view of Van de Steeg and May.

31. In re claim 44, Yokouchi discloses a method of operating a programmable logic integrated circuit [cpu] comprising [fig.2; col.1, ll.36-54]:

- Clocking a watchdog timer circuit on the programmable logic integrated circuit [cpu, mpu] [col.1, ll.6-14] to advance a count register that is part of the watchdog timer circuit [enable the counter for free-running counting].



Art Unit: 2116

- Loading a first magic value [data 1eH] into a reload register [inherently, some kind of reload register in the broadest interpretation is needed to secure the value] that is a part of the watchdog timer circuit, which resets [initializes] the count register to an initial value, wherein the first magic value configures the watchdog timer circuit to respond to a second magic value [e1h] that is different from the first magic value [col. 1, ll.36-50].
- After loading the first magic value, loading the second magic value [data e1H] into the reload register, which causes the count register to reset the initial value [col. 1, ll.36-50; combination of data written for resetting].
- After loading the first magic value into the reload register, loading a value other than the second magic value into the reload register, which causes the watchdog timer circuit to generate a triggered signal [carry signal] [col. 1, ll.48-54; incorrect combination written will cause reset].
- Receiving the triggered signal in a reset logic block [reset receiving circuit 5] on the programmable logic integrated circuit, which causes a reloading of configuration data [from address 0] into the programmable logic integrated circuit [col. 1, ll.36-54].

32. Yokouchi did not discuss the details of loading configuration data and did not disclose explicitly integrating the circuit components on a single die.

33. Steeg discloses a method of operating a programmable logic integrated circuit [plc 29, 37] comprising:

- Receiving a triggered signal [reset/clear] in a reset logic block [fault logic circuit], which causes a reloading of configuration data from an external source [prom 25] into the programmable logic integrated circuit [col.3, ll.28-53; col.8, ll.49-59; col.9, ll.54].

Art Unit: 2116

34. May discloses a method of operating a programmable logic integrated circuit wherein the programmable logic integrated circuit and another circuit [e.g., watchdog timer] are disposed on the same die [col.40, ll.1-41, l.61 col.41, l.6; col.42, l.43 – col.43, l.3; circuit components including the isolation interface integrated on a single die].

35. It would have been obvious to one of ordinary skill in the art, having the teachings of May, Steeg and Yokouchi before him at the time the invention was made, to include the external source for configuration data taught by Steeg for the programmable logic integrated circuit disclosed by Yokouchi as the external source for configuration data taught by Steeg is very well known for use with the programmable logic integrated circuit of Yokouchi; and to integrate the circuit components of Yokouchi [e.g., watchdog timer, CPU/MPU] onto a single die as taught by May in order to minimize the area required for integrated components [May: col.39, ll.53-67]. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to have a software re-configurable system that would be more flexible in adapting to changes in operations [Steeg: col.2, ll.2-29] and counter against problems associated with external noise, aging, etc. [Yokouchi: col.1, ll.6-13; May: col.39, ll.53-67].

36. As to claim 46, Steeg discloses each and every limitation of the claim as discussed above in reference to claim 10.

37. As to claim 47, Steeg discloses the method wherein the watchdog timer circuit [60] is located in an embedded processor portion [plc 29] and the reset logic block [fault logic 78] is located in a programmable logic portion [plc 37] of the programmable logic integrated circuit [fig.2, 4-5].

Art Unit: 2116

38. As to claim 48, Yokouchi discloses the method comprising allowing the count register that is a part of the watchdog timer circuit to advance to a final value [fixed time; e.g., 16 ms] before the first or second magic values are loaded, which causes the watchdog timer circuit to generate the triggered signal [col.1, ll.36-54].

39. As to claim 49, Yokouchi discloses the method wherein the initial value is 0 [col.1, ll.36-47].

40. As to claim 50, the Examiner had taken Official Notice that it is well known in the art to have an initial value that is a value other than 0.

41. As to claim 51, Yokouchi discloses the method wherein the second magic value configures the watchdog timer circuit to respond to a third magic value [1eh] that is different from the second magic value [col.1, ll.36-50; cycle restarts with 1eh].

42. As to claim 53, see discussion above in reference to claim 14.

43. Claim 52 is rejected under 35 U.S.C. 103(a) as being unpatentable over May, Yokouchi and Steeg as applied to claims 48 above, and further in view of Muller, US Patent 6298360.

44. In re claim 52, May, Yokouchi and Steeg disclose each and every limitation of the claim as discussed above in reference to claim 48. May, Yokouchi and Steeg did not disclose explicitly that the final value is user-selectable.

45. Muller discloses a method comprising a value that is user-selectable [col.6, ll.30-46].

46. It would have been obvious to one of ordinary skill in the art, having the teachings of Muller, May, Yokouchi and Steeg before him at the time the invention was made, to modify the programmable logic integrated circuit taught by May, Yokouchi and Steeg to include the teachings of Muller, in order to obtain the final value that is user-selectable. One of ordinary skill

in the art would have been motivated to make such a combination as it provides a way to initialize a timer [Muller: col.6, ll.30-46].

47. Claim 54 is rejected under 35 U.S.C. 103(a) as being unpatentable over May, Yokouchi and Steeg as applied to claims 44 above, and further in view of Laiho et al., US Patent 6754830, hereinafter Laiho.

48. In re claim 54, May, Yokouchi and Steeg disclose each and every limitation of the claim as discussed above in reference to claim 44. May, Yokouchi and Steeg did not discuss the details of a debug mode.

49. Laiho discloses a method wherein in a debug mode, the count register [watchdog register] does not advance [col.4, ll.27-41].

50. It would have been obvious to one of ordinary skill in the art, having the teachings of Laiho, May, Yokouchi and Steeg before him at the time the invention was made, to modify the programmable logic integrated circuit taught by May, Yokouchi and Steeg to include the teachings of Laiho, in order to not advance the count register in debug mode. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to perform debugging [Laiho: col.4, ll.27-41].

### ***Response to Arguments***

51. Applicant's arguments dated June 19, 2006 have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

Art Unit: 2116

52. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tse Chen whose telephone number is (571) 272-3672. The examiner can normally be reached on Monday - Friday 9AM - 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2116

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Tse Chen  
July 10, 2006

  
**LYNNE H. BROWNE**  
**SUPERVISORY PATENT EXAMINER**  
**TECHNOLOGY CENTER 2100**